

(12) United States Patent

Kleemeier et al.

(54) BACKSIDE SOURCE-DRAIN CONTACT FOR INTEGRATED CIRCUIT TRANSISTOR DEVICES AND METHOD OF MAKING **SAME**

(71) Applicant: STMicroelectronics, Inc., Coppell, TX

Inventors: Walter Kleemeier, Saratoga Springs, NY (US); John Hongguang Zhang, Fishkill, NY (US)

Assignee: STMICROELECTRONICS, INC.,

Coppell, TX (US)

Subject to any disclaimer, the term of this (*) Notice:

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/931,078

(22)Filed: Nov. 3, 2015

(65)**Prior Publication Data**

US 2016/0056249 A1 Feb. 25, 2016

Related U.S. Application Data

- (62) Division of application No. 14/298,000, filed on Jun. 6, 2014, now Pat. No. 9,209,305.
- (51) **Int. Cl.** H01L 21/00 (2006.01)H01L 29/417 (2006.01)H01L 29/786 (2006.01)H01L 27/12 (2006.01)H01L 21/84 (2006.01)H01L 29/49 (2006.01)

(52) U.S. Cl.

CPC H01L 29/41766 (2013.01); H01L 21/84 (2013.01); H01L 27/1203 (2013.01); H01L

US 9,543,397 B2 (10) Patent No.:

(45) **Date of Patent:**

Jan. 10, 2017

29/41733 (2013.01); H01L 29/4975 (2013.01); H01L 29/78603 (2013.01); H01L 29/78648 (2013.01)

Field of Classification Search

CPC H01L 29/41733; H01L 29/78648 See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

7,402,866 B2 7,646,046 B2 8,105,887 B2	1/2010	Liang et al. Russ et al. Luo et al.
8,110,877 B2 8,617,973 B2	2/2012	Mukherjee et al. Xie et al.
8,679,909 B2	3/2014	Xie et al.
2007/0029611 A1 2010/0019385 A1 2011/0260248 A1	1/2010	Phan et al. Bartley et al. Smeys et al.

Primary Examiner — Anthony Ho (74) Attorney, Agent, or Firm — Gardere Wynne Sewell, LLP

(57)**ABSTRACT**

An integrated circuit transistor is formed on and in a substrate. A trench in the substrate is at least partially filed with a metal material to form a source (or drain) contact buried in the substrate. The substrate further includes a source (or drain) region epitaxially grown above the source (or drain) contact. The substrate further includes a channel region adjacent to the source (or drain) region. A gate dielectric is provided on top of the channel region and a gate electrode is provided on top of the gate dielectric. The substrate is preferably of the silicon on insulator (SOI) type.

23 Claims, 23 Drawing Sheets

